Show simple item record

dc.contributor.advisorPande, Partha Pratim
dc.creatorSarkar, Souradip
dc.date.accessioned2011-06-29T17:50:22Z
dc.date.available2011-06-29T17:50:22Z
dc.date.issued2010
dc.identifier.urihttp://hdl.handle.net/2376/2817
dc.descriptionThesis (Ph.D.), School of Electrical Engineering and Computer Science, Washington State Universityen_US
dc.description.abstractAs clock frequency of systems are no longer scaling, the computer architecture community is exploring different strategies to continue application scaling and also looking for novel applications which might benefit from this research. One such direction is the multi-core approach. The application problem is partitioned into smaller sub-problems and using the divide and conquer approach to solve the problem. Network on Chip offers a promising methodology to integrate a large number of cores onto a single chip and also efficiently manage the communication amongst them. The demand for high throughput, low power and low latency interconnection is pushing for the adoption of this scheme even further. Modern scientific computing is offering several challenging problems for the computer architecture community to work on. Computational biology is one such domain, where the problems of interest are data intensive, compute intensive, and communication intensive in variant combinations and one size does not fit all the applications. Biocomputing will therefore need architecture and resources that map to the diverse hardware portfolio. In this work, the complete design and performance evaluation has been carried out for two such biocomputing applications namely sequence alignment and phylogenetic reconstruction. Major challenge in both the problems, arises out of the limitation of the available on-chip memory, which puts a bound on the amount of scalability of the problem size. It is been demonstrated that significant amount of speedup can be achieved for problems of manageable size, with much less power dissipation compared to the currently available solutions.en_US
dc.description.sponsorshipDepartment of Computer EngineeringElectrical Engineering, Washington State Universityen_US
dc.language.isoEnglish
dc.rightsIn copyright
dc.rightsPublicly accessible
dc.rightsopenAccess
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/
dc.rights.urihttp://www.ndltd.org/standards/metadata
dc.rights.urihttp://purl.org/eprint/accessRights/OpenAccess
dc.subjectComputational Biologyen_US
dc.subjectembedded platformen_US
dc.subjectMulti-threaded softwareen_US
dc.subjectNetwork on Chipen_US
dc.subjectSequence Alignementen_US
dc.subjectVLSIen_US
dc.titleNETWORK ON CHIP BASED HARDWARE ACCELERATORS FOR COMPUTATIONAL BIOLOGY
dc.typeElectronic Thesis or Dissertation


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record